[okl4-developer] About L4 IPC for ARM architecture

[Yeonju]

Hi :)
I have been studying OKL4(ver. 2.1). And I have a question about L4 IPC for
ARM architecture. 


In reference manual, there are five MRs(R3~R8) for IPC. Also I found this in
"okl4_2.1\tools\magpie\test\fullsystem\pistachio\user\include\l4\armSyscall.h". 

Does L4 support only five MRs for IPC in ARM architecture? I mean...I woder
how L4 deals with if one thread wants send messages more than 20 Bytes.

Thanks for your help.

-- 
View this message in context: http://n2.nabble.com/About-L4-IPC-for-ARM-architecture-tp1574032p1574032.html
Sent from the OKL4 Community Forum mailing list archive at Nabble.com.